Notice of Allowability	Application No.	Applicant(s)	
	10/707,027	WU ET AL.	
	Examiner	Art Unit	m
	Toniae M. Thomas	2822	
The MAILING DATE of this communication appeal All claims being allowable, PROSECUTION ON THE MERITS IS herewith (or previously mailed), a Notice of Allowance (PTOL-85) NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RI	(OR REMAINS) CLOSED in this or other appropriate communicat GHTS. This application is subjection	application. If not includion will be mailed in due	led course. <b>THIS</b>
1. This communication is responsive to the papers submitted	on 16 November 2003.		
2. The allowed claim(s) is/are <u>1-10</u> .	. • •		
<ol> <li>Acknowledgment is made of a claim for foreign priority una)</li> <li>All b)</li> <li>Some* c)</li> <li>None of the:</li> <li>Certified copies of the priority documents have</li> <li>Certified copies of the priority documents have</li> <li>Copies of the certified copies of the priority documents have</li> <li>International Bureau (PCT Rule 17.2(a)).</li> </ol> * Certified copies not received:	been received. been received in Application No.		ation from the
Applicant has THREE MONTHS FROM THE "MAILING DATE" noted below. Failure to timely comply will result in ABANDONM THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.	of this communication to file a rep IENT of this application.	oly complying with the re	quirements
4. A SUBSTITUTE OATH OR DECLARATION must be subm INFORMAL PATENT APPLICATION (PTO-152) which give			NOTICE OF
<ol> <li>CORRECTED DRAWINGS ( as "replacement sheets") must</li> <li>(a) including changes required by the Notice of Draftspers</li> <li>1) hereto or 2) to Paper No./Mail Date</li> <li>(b) including changes required by the attached Examiner's Paper No./Mail Date</li> <li>Identifying indicia such as the application number (see 37 CFR 1. each sheet. Replacement sheet(s) should be labeled as such in the</li> </ol>	on's Patent Drawing Review (PT s Amendment / Comment or in the .84(c)) should be written on the dra	e Office action of wings in the front (not the	e back) of
DEPOSIT OF and/or INFORMATION about the deposit attached Examiner's comment regarding REQUIREMENT I			Note the
Attachment(s)  1. ☑ Notice of References Cited (PTO-892)  2. ☐ Notice of Draftperson's Patent Drawing Review (PTO-948)  3. ☐ Information Disclosure Statements (PTO-1449 or PTO/SB/0	6. ☐ Interview Summa Paper No./Mail [	Date	O-152)
Paper No./Mail Date  4. Examiner's Comment Regarding Requirement for Deposit of Biological Material	8. ⊠ Examiner's State 9. □ Other	ment of Reasons for Allo	owance
	···	y bon Back and B	Carles de la companya

Application/Control Number: 10/707,027 Page 2

Art Unit: 2822

## **EXAMINER'S AMENDMENT**

1. An examiner's amendment to the record appears below. Should the changes and/or additions be unacceptable to applicant, an amendment may be filed as provided by 37 CFR 1.312. To ensure consideration of such an amendment, it MUST be submitted no later than the payment of the issue fee.

## **Amendment**

2. The application has been amended as follows:

Abstract of the Disclosure

The abstract has been replaced with the following:1

This invention discloses a A method for fabricating a deep trench capacitor. A substrate is provided. A having a pad oxide layer and a pad nitride layer are stacked on a main surface of the substrate thereof. A deep trench is etched into the substrate through the pad oxide layer and the pad nitride layer. A doped area is formed at the lower portion of the deep trench serving as the first electrode of the trench capacitor. A node dielectric is coated on the interior surface of the deep trench. A first polysilicon layer is deposited in the deep trench and is then recessed to a first depth. A silicon spacer layer is formed on the sidewall of the deep trench over the node dielectric. An upper portion of the silicon spacer layer is doped with dopants such as BF<sub>2</sub>. The undoped undoped portion of the silicon spacer layer is selectively removed to expose a portion of the

Application/Control Number: 10/707,027 Page 3

Art Unit: 2822

node dielectric. The exposed node dielectric is stripped off to expose the substrate. The remaining node dielectric covered by the doped silicon spacer layer forms a protection spacer for protecting the pad oxide layer from corrosion during the subsequent etching processes.

## Reasons for Allowance

3. The following is an examiner's statement of reasons for allowance: the prior art of record does not anticipate, teach or suggest a method for fabricating a trench capacitor of DRAM devices substantially as claimed. As evidenced by Applicant's admitted prior art, the following process steps for fabricating a trench capacitor in a DRAM device are known: etching a deep trench into a semiconductor substrate, the substrate having a pad oxide layer and a pad nitride layer stacked thereon; doping the deep trench to form a buried doped plate in the semiconductor substrate adjacent to a lower portion of the deep trench; forming a node dielectric layer on interior surface of the trench; depositing a first conductive layer on the node dielectric layer inside the trench; and recessing the first conductive layer to a first depth in the deep trench. However, the prior art of record does not anticipate, teach or suggest a method for fabricating a trench capacitor substantially as claimed, wherein the method comprises at least the steps of: depositing a silicon layer on the node dielectric layer on sidewall of the deep trench; locally ion doping an upper portion of the spacer silicon layer; selectively removing the non-doped silicon

<sup>&</sup>lt;sup>1</sup> The abstract in an application filed under 35 U.S.C. 111 may not exceed 150 words in length

Application/Control Number: 10/707,027 Page 4

Art Unit: 2822

layer to expose the node dielectric layer; removing the exposed node dielectric layer to expose a silicon surface inside the deep trench, and simultaneously forming a dielectric spacer protecting the pad oxide layer.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Toniae M. Thomas whose telephone number is (571) 272-1846. The examiner can normally be reached on Monday through Friday from 8:30 a.m. to 5:30 p.m.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Amir Zarabian can be reached on (571) 272-1852. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

TMT 19 September 2005